

17809 -1m Carlsberg_KL
Schematics Document

DY : None Installed
UMA: UMA only installed
DIS: DISCRTE OPTIMUS installed

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page


Size
A3

Document Number





Rev
-1M

Date: Wednesday, November 01, 2017

Sheet 1 of 106





Main Func = CPU



<div> <div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div> </div>			
Title			
CPU_(DDR)			
Size	Document Number		Rev
Custom	Carlsberg KL		-1M
Date:	Wednesday, November 01, 2017	Sheet 4 of	106

Main Func = CPU



Signal Group	Region	Layer Route	Reference	Via Count	Trace Width (mils)	Target Impedance (Ω)			Min Trace Spacing (mils)			Max (mils) Length		R (Ω %)	Notes	
						Diff	Single Ended	Tolerance (%)	Diff	Group	Group to Group [1&2]	Byte [1&2]	Region			Total
RCOMP[0]	M	M5/S/L	V5S	5	12-15					20	25		500	500	200	
RCOMP[1]	M	M5/S/L	V5S	5	12-15					20	25		500	500	80.6	
RCOMP[2]	M	M5/S/L	V5S	5	12-15					20	25		500	500	162	



緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU_(DDR)	
Size	Document Number	Rev	
Custom	Carlsberg_KL	-1M	
Date:	Wednesday, November 01, 2017	Sheet	5 of 106

Main Func = CPU

SVID

- 46 SVID_ALERT#_CPU <<< —
- 46 SVID_CLK_CPU <<< —
- 46 SVID_DATA_CPU <<< —
- 46 VCCCORE_SENSE <<< —
- 46 VSSCORE_SENSE <<< —



Layout Note:
1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE
impedance=50 ohm
3. Length match<25mil





Figure 10-7. Routing Illustration for SVID Topology




Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{PU1} [Ω]	R _{PU2} [Ω]	R _{S1} [Ω]	R _{S2} [Ω]	VCC _{ST} [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSCCK							Empty	45	0	50	
VIDALERT#							56	Empty	220	0	

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_POWER1

Size

Custom

Document Number

Carlsberg_KL

Date

Wednesday, November 01, 2017

Rev

-1M




Sheet

7

of


106

Main Func = CPU



VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization. VCCST, VCCSTG may also remain powered in S4 and S5 for debug purposes. Refer to Chapter 44, "Platform Debug and Test Hooks" for more details. VCCSTG should only ramp up equal to or after VCCST.

If no plan to use U2+3e in the same platform. These balls can be connected to VccCore. No shunting resistor needed.



KBL U42 Board Compatibility with KBL U22/23e

- 4 Rshunts Required
 - R1 – between VCCGTU VR and VCCGTU
 - R2 – between VCCGTU and VCCCORE
 - R3 – between VCCGTU and VCCGTU VR
 - R4 – between VCCGT and VCCCORE
- Stuff R1 and R3 when U22 or U23e mount on board
- Stuff R2 and R4 and de-pop R1 and R3 when U42 mount on board

U22	R1	X	R3	X
U42	X	R2	X	R4

U42 and U22 power co-lay

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU_POWER1
-------	-------------------





Size Custom	Document Number Carlsberg_KL	Rev -1M
Date:	Wednesday, November 01, 2017	Sheet 8 of 106

Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Carlsberg_KL</div>	Rev <div>-1M</div>
Date: Wednesday, November 01, 2017		Sheet 9 of 106



Main Func = CPU



1V_CPU_CORE

U22 0603 22uF *22 , 0402 10uF*11 , 1uF*1

U42 0603 22uF *4 , 0402 10uF*15




1V_VCCIO
10uF * 2 1uF * 4

Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 2 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
VccSA	7x 10 uF 0402 7x 1 uF 0402 or 0201		Place on secondary side, underneath the package
VccIO		6x 10 uF 0402	Place as close to the package as possible
VddQ		4x 1 uF 0402	Place as close to the package as possible
VddQ		4x 10 uF 0402	Place as close to the package as possible
VddQ		3 x 22 uF 0603	Place as close to the package as possible
VddQ		1 x 10 uF 0402	Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQ pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example shown in Figure 48-3. The 0402 cap to VDDQ BGA routing should not exceed 4mm (max). RSV design uses trace L=450mil, W=8mil between BGA and cap. Additional trace routing implemented in RSV design was not required.
VccLL		1x 1 uF 0402	Place as close to the package as possible.
VccLL_OC		1x 1 uF 0201	Do not route VccLL, VccLL_OC, VccLL closest adjacent layer over any power net other than ground.
VccST		1x 1 uF 0402	For VccST: Refer to Figure 48-2 for additional routing details for VccST & VccSTG.

- Notes:
- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth > 250kHz e.g., 1MHz switching VR
 - Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source
 - Due to the difference between the package designs, KBL U 2+2 design requires more on-board decoupling in order to maintain the same guideline.
 - Diagram of placement for 0402 backside caps for CPU decoupling.



Power Layout



48.1.3 Kaby Lake U Compatible Design Recommendation

48.1.3.1 KBL-R U 4+2 / KBL U 2+2 Design Recommendation

Table 48-3. Bulk Decoupling Example (KBL-R U42/KBL U22)

Bulk Decoupling Locations	Example - U 4+2	Example - U 2+2	Notes
Vcc Power Plane at VR output	2x 220 uF (@4.5mΩ ESR)	1x 220 uF (@4.5mΩ ESR)	Placed at primary side near to VR output
VccIO Power Plane at VR output	2x 220 uF (@4.5mΩ ESR)	1x 220 uF (@4.5mΩ ESR)	Placed at backside side near to VR output
VddQ Power Plane at VR output	2x 220 uF (@4.5mΩ ESR)	1x 220 uF (@4.5mΩ ESR)	Placed at primary side near to VR output
VddQ Power Plane at VR output	2x 47 uF 0805	2x 47 uF 0805	Placed at primary side near to VR output
VccSA Power Plane at VR output	2x 47 uF 0805	2x 47 uF 0805	Placed at primary side near to VR output
VccLL Power Plane at VR output	2x 47 uF 0805	2x 47 uF 0805	Placed at primary side near to VR output
VccST Power Plane at VR output	1x 0.1uF 0402	1x 0.1uF 0402	Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 1 of 3)









Domain	Backside cap	Primary side cap	Placement guideline
Vcc	7x 10 uF 0402 31x 1 uF 0402 or 0201		Place on secondary side, underneath the package
		9x 22 uF 0603	Refer to diagram in Note 4 below for placement recommendation of 0402 caps
		8x 47 uF 0805 (6.3V)	Refer to diagram in Note 5 below for placement recommendation of 0201 caps
		8x 10 uF 0402	Place as close to the package as possible
Vcc/VccIO	5x 1 uF 0402 or 0201		Place as close to the package as possible
VccST	12x 10 uF 0402		Place on secondary side, underneath the package
	14x 1 uF 0402 or 0201		
		7x 22 uF 0603	Place as close to the package as possible
		3x 47 uF 0805 (6.3V)	

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taipei 30001, Taiwan, R.O.C.







File CPU (Power CAP1)
Docu Carlsberg_KL
Rev -1M
Date Wednesday, November 01, 2017 Sheet 10 of 108

SLICED GT




1V_VCCGT

0603 22uF *14 , 0402 10uF*28
1V_VCCSA




Channel A


DATA




DQS




CMD





CLK




CKE




CTRL




Layout Note:Place Close U1201 between U130







CHA/CHB LPDDR3 VREFCA 1D2V




Layout Note:Place Close U120




DATA




DQS




CMD




CLK




CKE




CTRL




Layout Note: Place these Caps near U1301




CHB TERMINATIONS



Layout Note: Place these Caps near CHB Terminations



Layout Note:Place Close U1301




Description	Top Swap Override	Reserved	Reserved	Reserved	TLS Confidentiality	eSPI or LPC	Reserved
GPIO	GPP_B14	SPI0_MOSI	SPI0_IO2	SPI0_IO3	GPP_C2	GPP_C5	GPP_B23
Schematic							
High	Enable				Enable	eSPI	
Low	Disable				Disable	LPC	
	internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-down	internal pull-down	internal pull-down

Signal	Image	When sampled	Comment
DDP0_CTL_DATA GPIO_028	Display port of Detected	Rising edge of PCH_PWDOR#	<p>This signal has a weak internal pull-down. 0 = Port 0 is not detected. 1 = Port 0 is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after FLTRST# de-asserts. This signal is in the primary well.
SPKR / GPIO_013	Top Swap Override	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down. 0 = Disable "Top swap" mode. (Default)</p> <ol style="list-style-type: none"> Enable "Top Swap" mode. This inverts an address as access to SPI and firmware hub, so the processor believes the alternate boot block. PCH will invert A16 (default) for cycles going to the upper two AKB blocks in the PWR# or the appropriate address lines (A16, A17, or A18) as selected in Top swap block size soft strap (hardwired through FETC). <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PLTRST# de-asserts. Software will not be able to clear the Top Swap bit until the system is rebooted. The status of this strap is readable using the Top swap bit (Board, Device 31, Function0, offset 0Ch). This signal is in the primary well.
SMALERT# / GPIO_02	TLS Confidentiality	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).</p> <ol style="list-style-type: none"> Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel ADI with TLS and Intel SBA (Small Business Advantage) with TLS. <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.
SMLOALERT# / GPIO_03	eSPI or LPC	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down. 0 = LPC is selected for EC.</p> <ol style="list-style-type: none"> eSPI is selected for EC. <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.

I/O Signal Pinaxes and States					
Signal Name	Power Plane	During Reset	Immediately after Reset	5/3/5/5/5	Deep Sx
SP10_CLK	Primary	Driven Low (See Note 1)	Driven Low	Driven Low	Off
SP10_M0S1	Primary	Internal Pull-up/ Pull-down	Driven Low	Driven Low	Off
SP10_M1S0	Primary	Internal Pull-up (See Note 1)	Internal Pull-up	Internal Pull-up	Off
SP10_CS0S	Primary	Driven High (See Note 1)	Driven High	Driven High	Off
SP10_CS1#	Primary	Internal Pull-up (See Note 1)	Driven High	Driven High	Off
SP10_CS2#	Primary	Driven High (See Note 1)	Driven High	Driven High	Off
SP10_IO[2:3]	Primary	Internal Pull-up (See Note 1)	Internal Pull-up	Internal Pull-up	Off
SP11_CLK	Primary	Undriven	Undriven	Undriven	On
SP11_M0S1	Primary	Undriven	Undriven	Undriven	On
SP11_M1S0	Primary	Undriven	Undriven	Undriven	On
SP11_CS#	Primary	Undriven	Undriven	Undriven	On
SP11_IO[2:3]	Primary	Undriven	Undriven	Undriven	On

◀Core Design▶

緯創資通	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
------	--






Layout Note:

1. Trace Width: 4 mils min (breakout) 12-15 mils (trace)

Note: Must maintain low DC resistance routing (<0.1 ohm).

2. Isolation Spacing: At least 12 mils to any adjacent high speed I/O.


Figure 11-1. High Speed I/O (HSIO) Lane Multiplexing in KBL R U PCH-LP



Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.



Main Func = PCH


Audio Code

27 HDA_SYNC_CODEEC
27 HDA_BITCLK_CODEEC
27 HDA_SDOUT_CODEEC
27 HDA_SDIN0_CPU
14,27 HDA_SPKR
27 HDA_RST#_CODEEC

24 ME_UNLOCK <<<

DMIC

27,55 DMIC_DATA_CON
27,55 DMIC_CLK_CON
55 DMIC_DATA1_CON
55 DMIC_CLK1_CON



18.3 Terminating Unused SDXC Signals







SDXC signals are multiplexed with GPIOs and default to GPIO functionality (as input). If SDXC interface is not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used, the signals can be left as no-connect.

Additionally, if SDXC interface is not used, the SD_RCOMP pin does not need to be connected to a RCOMP resistor.

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU_(AUDIO/SDIO/SDXC)			
Size	Document Number	Rev	
Custom	Carlsberg_KL	-1M	
Date:	Wednesday, November 01, 2017	Sheet	17 of 106

Main Func = PCH



Processor Interface	RCIN#	Keyboard Controller Reset Processor: The keyboard controller can generate INIT# to the processor. This saves the external OR gate with the processor other sources of INIT#. When the processor detects the assertion of this signal, INIT# is generated for 16 PCI clocks.
---------------------	-------	---

20.9 Serial Interrupt




The PCH supports a serial IRQ scheme. This allows a single signal to be used to report interrupt requests. The signal used to transmit this information is shared between the PCH and all participating peripherals. The signal line, SERIRQ, is synchronous to 24 MHz CLKOUT_LPC, and follows the sustained tri-state protocol that is used by all PCI signals. This means that if a device has driven SERIRQ low, it will first drive it high synchronous to PCI clock and release it the following PCI clock. The serial IRQ protocol defines this sustained tri-state signaling in the following fashion:

- **S – Sample Phase**, Signal driven low
- **R – Recovery Phase**, Signal driven high
- **T – Turn-around Phase**, Signal released

The PCH supports a message for 21 serial interrupts. These represent the 15 ISA interrupts (IRQ0-1, 3-15), the four PCI interrupts, and the control signals SMI# and IOCHK#. The serial IRQ protocol does not support the additional APIC interrupts (20-23).

Note:

IRQ14 and IRQ15 are special interrupts and maybe used by the GPIO controller when it is running GPIO driver mode. When the GPIO controller operates in GPIO driver mode, IRQ14 and IRQ15 shall not be utilized by the SERIRQ stream nor mapped to other interrupt sources, and instead come from the GPIO controller. If the GPIO controller is entirely in ACPI mode, these interrupts can be mapped to other devices accordingly.



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LPC,SPI,SMBUS,CLINK
-------	----------------------------

Size Custom	Document Number Carlsberg_KL	Rev -1M
Date:	Wednesday, November 01, 2017	Sheet 18 of 106














Table 2: eSPI/LPC Pinlist for SKL-PCH

SKL-PCH Pin Name	Direction	LPC Signal	eSPI Signal	Pin Description
GPP_A_0	in	RCINB	<GPIO>	
GPP_A_1	inout	LAD_0	ESPI_IO_[0]	LPC Cmd/Addr/Data or eSPI Data [0]
GPP_A_2	inout	LAD_1	ESPI_IO_[1]	LPC Cmd/Addr/Data or eSPI Data [1]
GPP_A_3	inout	LAD_2	ESPI_IO_[2]	LPC Cmd/Addr/Data or eSPI Data [2]
GPP_A_4	inout	LAD_3	ESPI_IO_[3]	LPC Cmd/Addr/Data or eSPI Data [3]
GPP_A_5	out	LFRAMEB	ESPI_CSB	LPC Frame or eSPI Chip Select
GPP_A_6	inout	SERIRQ	<GPIO>	
GPP_A_7	iod	PIRQAB	<GPIO>	
GPP_A_9	out	LPC_CLKOUT_0	ESPI_CLK	
GPP_A_14	out	SUS_STATB	ESPI_RESETB	
GPP_C_5_SM L0ALERTB	input	ESPI_EN Pin Strap		eSPI Enable Pin Strap; sampled at RMSRST# deassertion 0: LPC; 1: eSPI
VCCPGPPA	-	3.3V	1.8V	Voltage for all GPIOs in GPP_A group

NOTE: All pin mappings are subject to change. Refer to the SKL-PCH EDS for final pin list.


<Core Design>

Main Func = PCH



VCCST_PWRGD / HWM201:

VCCST_PWRGOOD



VCCST_PWRGOOD is a signal on the processor that indicates both the VCCST power supply and VDDQ power supply are within voltage tolerance specification


GPP_A13-15 pin(LPC/eSPI):

Name	Internal Pull-Up/ Pull-Down (Note 1)	De-Glitch (Note 2)		Multiplexed With	Default
		Input	Output		
GPP_A13	None	No	Yes	LPC mode: SUSWARN# / SUSPWRDNACK eSPI mode: None	SUSWARN# / SUSPWRDNACK (LPC mode) GPI (eSPI mode)
GPP_A14	None	No	Yes	LPC mode: SUS_STAT# eSPI mode: ESPI_RESET#	SUS_STAT# (LPC mode) ESPI_RESET# (eSPI mode)
GPP_A15	None	No	Yes	LPC mode: SUS_ACK# eSPI mode: None	SUS_ACK# (LPC mode) GPI (eSPI mode)

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: CPU_(POWER MANAGEMENT)
Size: Custom
Document Number: Carlsberg_KL
Date: Wednesday, November 01, 2017
Sheet: 20 of 106
Rev: -1M





Main Func = PCH




<Core Design>

Title		
CPU_(VSS)		
Size	Document Number	Rev
Custom	Carlsberg_KL	-1M
Date: Wednesday, November 01, 2017		
Sheet 21 of 106		

Main Func = CPU



PROCHOT#	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GT L OD 0	SE	All processor lines
THERMTRIP#	Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin. Refer to the appropriate platform design guide for termination requirements.	0	OD	SE	All processor lines



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU_(JTAG/CPU SIDE BAND)**


Size Custom	Document Number	Rev
	Carlsberg_KL	-1M

Date: Wednesday, November 01, 2017 Sheet 22 of 106


Main Func = CPU



CPU



CPU



P/N: 082.30006.0041

PCH strap pin:

CFG3

R2305 1KR2J-1-GP

DY

[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

PCH strap pin:

CFG4

R2304 1KR2J-1-GP





DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port.
	1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. Intel recommends placing test points on the board for CFG pins. <ul style="list-style-type: none">• CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted:<ul style="list-style-type: none">1 = (Default) Normal Operation; No stall.0 = Stall.• CFG[1]: Reserved configuration lane.• CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.<ul style="list-style-type: none">1 = Normal operation0 = Lane numbers reversed.• CFG[3]: Reserved configuration lane.• CFG[4]: eDP enable:<ul style="list-style-type: none">1 = Disabled.0 = Enabled.• CFG[6:5]: PCI Express* Bifurcation<ul style="list-style-type: none">00 = 1 x8, 2 x4 PCI Express*01 = reserved10 = 2 x8 PCI Express*11 = 1 x16 PCI Express*• CFG[7]: PEG Training:<ul style="list-style-type: none">1 = (default) PEG Train immediately following RESET# de assertion.0 = PEG Wait for BIOS for training.• CFG[19:8]: Reserved configuration lanes.	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.
PROC_SELECT#	Processor Select: This pin is for compatibility with future platforms. It should be unconnected for SKL.				N/A All processor lines


Main Func = SPI Flash

SPI FLASH ROM (8M byte) for PCH

SPI ROM Equal length need to less than 500mil



Main Func = RTC



RTC BATTERY
1st= 023.21220.1101

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Flash(KBC+PCH)/RTC			
Size	Document Number	Rev	
Custom			
Carlsberg KL		-1M	
Date:	Wednesday, November 01, 2017	Sheet	25 of 106

24 VD_IN1 <<< _____

24,26,89 FAN1_PWM >>> _____

24,89 FAN_TACH1 <<< _____

24,40 PURE_HW_SHUTDOWN# <<< _____


24 VD_OUT1 >>> _____

40,46 VR_RDY >>> _____

89 FAN_TACH1_C <<< _____


24,26,89 FAN1_PWM <<< _____

SSID = Thermal





RT2601 close CPU and Vcore chock

VD_IN1 trace 10 mli



Layout 15 mil



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Thermal 7718/Fan Controller P2793		
Size Custom	Document Number Carlsberg KL	Rev -1M
Date: Wednesday, November 01, 2017	Sheet 26 of 106	

From CPU

17 HDA_SDOUT_CODEC >>>
17 HDA_BITCLK_CODEC >>>
17 HDA_SDIIN0_CPU <<<
17 HDA_SYNC_CODEC >>>
17 HDA_RST#_CODEC >>>

DMIC to eDP Con.

17.85 DMIC_DATA_CON >>>
17.85 DMIC_CLK_CON >>>

Speaker to audio box


29 AUD_SPK1_L+ >>>
29 AUD_SPK1_L- >>>
29 AUD_SPK1_R+ >>>
29 AUD_SPK1_R- >>>

Universal Jack via IO Board

66.89 SELEEVE >>>
66.89 AUD_HPI JACK_L2 <<<
66.89 AUD_HPI JACK_R2 <<<
66.89 RING2 >>>
66.89 AUD_HPI_ID# >>>

24 AMP_MUTE# >>>
24 KBC_BEEP >>>
14.17 HDA_SPKR >>>

SSID = AUDIO



Blanking

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
<div>AUDIO AMP ALC1001</div>			
Size	Document Number		Rev
A3	<div>Carlsberg_KL</div>		-1M
Date:	Wednesday, November 01, 2017		Sheet 28 of 106

SSID = AUDIO

Speaker

2017/05/16 - SB

27 AUD_SPK1_L- <<<< —
27 AUD_SPK1_L+ <<<< —
27 AUD_SPK1_R- <<<< —
27 AUD_SPK1_R+ <<<< —

AUD_SPK1_L- R2914 1 2 0R0603-PAD
AUD_SPK1_L+ R2915 1 2 0R0603-PAD
AUD_SPK1_R- R2916 1 2 0R0603-PAD
AUD_SPK1_R+ R2917 1 2 0R0603-PAD

AUD_SPK1_L-_CON 1
AUD_SPK1_L+_CON 2
AUD_SPK1_R-_CON 3
AUD_SPK1_R+_CON 4

SPK1
ACES-CON4-17-GP-U1
20.F1621.004
2nd = 20.F1937.004

EC2901 1 2 SC22P50V2JN-L-GF DY
EC2902 1 2 SC22P50V2JN-L-GF DY
EC2915 1 2 SC22P50V2JN-L-GF DY
EC2920 1 2 SC22P50V2JN-L-GF DY


Layout Note:
Trace width=40mil

AFTP TESTPOINT


89 AUD_SPK1_L-_CON >>> —
89 AUD_SPK1_L+_CON >>> —
89 AUD_SPK1_R-_CON >>> —
89 AUD_SPK1_R+_CON >>> —

AUD_SPK1_L-_CON
AUD_SPK1_L+_CON

AUD_SPK1_R-_CON
AUD_SPK1_R+_CON



DY



DY

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Speaker/ALC255

Size
A4

Document Number

Carlsberg KL

Rev

-1M

Date: Wednesday, November 01, 2017

Sheet 29 of 106

Blanking

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Carlsberg_KL

Rev
-1M

Date: Wednesday, November 01, 2017

Sheet 30 of 106

Blanking

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div> <div>A4</div>	<div>Document Number</div> <div>Carlsberg_KL</div>		<div>Rev</div> <div>-1M</div>
<div>Date:</div> <div>Wednesday, November 01, 2017</div>	<div>Sheet</div> <div>31</div>	<div>of</div>	<div>106</div>

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 32 of	106

Blanking

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 33 of	106

Blanking


<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div> <div>Reserved</div>			
<div>Size</div> <div>A4</div>	<div>Document Number</div> <div>Carlsberg KL</div>		<div>Rev</div> <div>-1M</div>
<div>Date:</div> <div>Wednesday, November 01, 2017</div>	<div>Sheet</div> <div>34</div>	<div>of</div> <div>106</div>	


USB1




USB2



USB Power enable




2017/06/27 -1




USB 3.0 Connector Pin definition

Pin	Signal
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX


2017/06/29 -1





2017/06/29 -1



2017/06/29 -1




2017/06/29 -1



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Hsi Rd., Hsuehshen,
Taichung Hsien 221, Taiwan, R.O.C.

File	USB 3.0	Rev	-1M
Size	Document Number		
Custom	Carlsberg_KL		
Date	Wednesday, November 01, 2017	Sheet	35 of 106



CTL1	CTL2	CTL3	ILIM_SEL	Mode	Current Limit Setting	Comment
0	0	0	0	Discharge	NA	OUT held low
0	0	0	1	Discharge	NA	
0	0	1	0	DCP_Auto	ILIM_HI	Data Lines Disconnected
0	1	1	X			
0	1	0	0	SDP1	ILIM_LO	Data Lines connected
0	1	0	1		ILIM_HI	
1	0	0	0	DCP Forced Shorted	ILIM_LO	Device Forced to stay in DCP BC 1.2 charging mode
1	0	0	1		ILIM_HI	
1	0	1	0	DCP / Divider1	ILIM_LO	Device Forced to stay in DCP Divider 1 Charging Mode
1	0	1	1		ILIM_HI	
1	1	0	0	SDP1	ILIM_LO	Data Lines Connected
1	1	0	1	SDP1	ILIM_HI	
1	1	1	0	SDP2 ⁽¹⁾	ILIM_LO	Data Lines Connected
1	1	1	1	CDP ⁽¹⁾	ILIM_HI	

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

USB CHARGER

Size Custom

Document Number

Rev

Date: Wednesday, November 01, 2017

Sheet 36 of 106

-1M

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 37 of	106

Blanking

<Core Design>


<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
<div>USB RE_DRIVER_3D CAMERA</div>			
Size	Document Number		Rev
A3	<div>Carlsberg KL</div>		-1M
Date: Wednesday, November 01, 2017		Sheet 38 of	106

Blanking


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date:	Wednesday, November 01, 2017	Sheet 39 of	106

Power Sequence



ANNIE Run Power



Blanking

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Carlsberg_KL

Rev

-1M

Date: Wednesday, November 01, 2017


Sheet 41 of 106

Blanking



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 42 of	106


DC IN



Adaptor in to generate DCBATOUT




AFTP





Power Button


BATTERY CONNECTOR



Battery Reset




Battery Insert



<Core Design>

45 PWR_CHG_ILIM <<<—



```

45 Watt AC Protect 110% , PR4407 change 73.2K ohm.( 64.73225.6DL)
65 Watt AC Protect 110% , PR4407 change 150K ohm.( 64.15035.6DL)

```


[illegible]

	-1M
--	-----




Main Func = CPU_CORE

OFFPAGE

22,444 PROCHOTs_CPU <<<
7 SVID_ALERTs_CPU <<<
7 SVID_CLKs_CPU >>>
7 SVID_DATA_CPU >>>
25,40 VR_RDY <<<
40 VCORE_EN >>>
7 VSCORE_SENSE >>>
7 VCCORE_SENSE >>>
8 VCCGT_SENSE >>>
8 VSSGT_SENSE >>>
8 VSSSA_SENSE >>>
8 VCCSA_SENSE >>>
44 PSYS >>>
50 PWR_VCCSA_ISUMP >>>
50 PWR_VCCSA_ISUMN >>>
48 PWR_VCCGT_ISUMP >>>
48 PWR_VCCGT_ISUMN >>>
47 PWR_VCORE_ISUMP_A >>>
47 PWR_VCORE_ISUMN_A >>>
47 PWR_VCORE_ISUMP_B >>>
47 PWR_VCORE_ISUMN_B >>>
50 PWR_VCCSA_PWM <<<
48 PWR_VCCGT_PWM <<<
47 PWR_VCORE_PWM <<<
46,47 PWR_VCORE_PWM <<<
46,47 PWR_VCORE_PWM <<<
47,48,50 PWR_VCORE_FCOM <<<



46	PWR_VCORE_SUMP_A	<<<	_____
46	PWR_VCORE_SUMNLA	<<<	_____
46	PWR_VCORE_PWMA	>>>	_____
46,48,50	PWR_VCORE_FOCM#	>>>	_____
46	PWR_VCORE_ISUMP_B	<<<	_____
46	PWR_VCORE_ISUMN_B	<<<	_____
46	PWR_VCORE_PWMB	>>>	_____



Confirm with EE
22uF/0805 total 32pcs
(78.22610.L2L)

Cyntec, 6.8mm x7.6mmx2.4mm
DCR: 0.9m Ohm+/-7%
Idc : 32A , Isat : 41A
2017/05/11-Sa

PL4702

1




COIL-D15UH+8-GP
068.R1510.2091
2ND = 068.R1510.2111

2017/05/12-SB

54-GP

7.53371.0081

SONIC
mohm



Confirm with EE
22uF/0805 total 36pcs
(78.22610.L2L)

Cyntec. 6.8mm x7.6mmx2.4mm
DCR: 0.9m Ohm+/-7%
Idc : 32A , Isat : 41A

2017/05/12-SB

PT4701
SE330U2VDM-4-GP
79.33719.20C
2ND = 077.53371.0081

U42

PANASONIC
ESR: 9 mohm




Main Func = CPU_CORE

46 PWR_VCCGT_ISUMP <<< _____

46 PWR_VCCGT_ISUMN <<< _____

46 PWR_VCCGT_PWM >>> _____





46,47,50 PWR_VCORE_FCCM# >>> _____



Cyntec. 6.8mm x7.6mmx2.4mm
DCR: 0.9m Ohm+/-7%
Idc : 32A , Isat : 41A

SKL_U42
Icc(max)=28A
TDC=12A

Confirm with EE
22uF/0805 total 26pcs
(78.22610.L2L)



Blanking

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Carlsberg_KL



Rev

-1M

Date: Wednesday, November 01, 2017

Sheet 49 of 106

Main Func = CPU_CORE



SKL_U42/U22/U23e
Icc(max)=5.1A
TDC=5A


Confirm with EE
22uF/0805 total 5pcs
(78.22610.L2L)

MA6. 7 x 7 x 2.4 mm
DCR: 4.5m~5.1 mOhm
Idc : 15 A , Iset : 22A
068.R4710.2011
2ND = 068.R4710.2201


<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
VCCSA			
Size	Document Number	Rev	
Custom	Carlsberg KL	-1M	
Date:	Wednesday, November 01, 2017	Sheet	50 of 106

20,24,40,45 PM_SLP_S3# >>
52 1D8V_S5_PWRGD >>
20,45,73 3V_5V_POK >>




TLV70215 for 1D5V_S0
Enable=1.5V
Disable=0.4V



2017/05/12 - SB new add

Cyntec 1.0uH 2520 Size
Idc=3.0A, Isat=4.0A

+10VCC , I_{max}= 1.5A



Control Inputs						
EN, FREQ Input Low Voltage	V _{IL}		--	--	0.3 x V _{DD}	V
EN, FREQ Input High Voltage	V _{IH}		0.7 x V _{DD}	--	--	V
EN, FREQ Input Hysteresis			--	0.1 x V _{DD}	--	V
FREQ Pull-down Current			--	6	--	μA
EN Input Current	I _{EN}	EN = GND	--	0.001	1	μA


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			LCD Backlight Boost	
Size	Document Number	Carlsberg_KL		Rev
A3				-1M
Date:	Wednesday, November 01, 2017	Sheet	54	of 106

Main Func = LCD

LCD



Touch



CCD



DMIC




AFTP




CCD




DMIC




2017/05/15 - SB



Panel Power




Touch Screen Power




2017/05/12 - SB


Panel Inverter Board



CCD Power



DMIC Power



DMIC VCC: 1.6V-3.63V

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 221, Taiwan, R.O.C.

LCD CONN			
Title	Document Number	Rev	
Size	Custom	Carlsberg_KL	-1M
Date	Wednesday, November 01, 2017	Sheet	55 of 106







Blanking

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date:	Wednesday, November 01, 2017		Sheet 56 of 106

SSID = VIDEO

HDMI Level Shifter & CONNECTOR



EMI Request:



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 221, Taiwan, R.O.C.

Title HDMI Level Shifter/Connector

Size Custom Document Number Carlsberg_KL Rev -1M

Date: Wednesday, November 01, 2017 Sheet 57 of 106

Blanking

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017	Sheet 58 of	106

Blanking

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DVI(Reserved)

Size
A4

Document Number

Carlsberg_KL

Rev
-1M

Date: Wednesday, November 01, 2017





Sheet 59 of 106

Blanking



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
HDD GSENSOR			
Size	Document Number		Rev
Custom	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017		Sheet 60 of 106

SSID = Wireless



NON-IOAC



<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				Mini Card-WLAN			
Size Custom		Document Number				Rev	
		Carlsberg KL				-1M	
Date:		Wednesday, November 01, 2017		Sheet		61 of 106	


SSID = mSATA

20,24,61,63 PCIE_WAKE# <<<
16 SSD1_CLKREQ_CPU_N <<<
20,24,61,63,68,89,91 PLT_RST# >>>
15 SSD1_PEDET <<<

16 SSD1_CLK_CPU_P >>>
16 SSD1_CLK_CPU_N >>>
15 PCIE_TX_CON_P12 >>>
15 PCIE_TX_CON_N12 >>>
15 PCIE_RX_CPU_N12 >>>
15 PCIE_RX_CPU_P12 >>>
15 PCIE_TX_CON_P11 >>>
15 PCIE_TX_CON_N11 >>>
15 PCIE_RX_CPU_P11 >>>
15 PCIE_RX_CPU_N10 >>>
15 PCIE_RX_CPU_P10 >>>
15 PCIE_TX_CON_N10 >>>
15 PCIE_TX_CON_P10 >>>
15 PCIE_RX_CPU_N9 >>>
15 PCIE_RX_CPU_P9 >>>
15 PCIE_TX_CON_N9 >>>
15 PCIE_TX_CON_P9 >>>
15 DEVSLP2 <<<



2017/06/27 -1






Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:

- Design Constraint: For PCIe only application, refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer Chapter 3, "General Differential Signals Design Guidelines" * along with the additional guidelines in this section for all design optimization guidelines.
- Design Constraint: For PCIe* lane that needs to support either **PCIe* Gen2 devices or PCIe* Gen3 devices**, follow the PCIe* Gen 3/ SATA multiplexed configuration where the motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

<Core Design>

SSID = mSATA



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
SSD2			
Size	Document Number	Rev	
Custom	Carlsberg_KL	-1M	
Date:	Wednesday, November 01, 2017	Sheet	63 of 106

SSID = User.Interface

Blanking






<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>LED Bard/Power Button</div>		
Size <div>Custom</div>	Document Number <div>Carlsberg KL</div>	Rev <div>-1M</div>
Date: Wednesday, November 01, 2017		
Sheet 64 of 106		


```





89    EC_TP_CLK_C << >> _____
89    EC_TP_DATA_C << >> _____
89    I2C1_DATA_TP << >> _____
89    I2C1_CLK_TP << >> _____
89    TP_IN#_R << >> _____

```




Internal KeyBoard Connector

24.89	KBC_PWRBTRW	<<<
24.89	KS10	
24.89	KS11	
24.89	KS12	
24.89	KS13	
24.89	KS14	
24.89	KS15	
24.89	KS16	
24.89	KS17	
24.89	KS00	
24.89	KS01	
24.89	KS02	
24.89	KS03	
24.89	KS04	
24.89	KS05	
24.89	KS06	
24.89	KS07	
24.89	KS08	
24.89	KS09	
24.89	KS010	
24.89	KS011	
24.89	KS012	
24.89	KS013	
24.89	KS014	
24.89	KS015	
24.89	KS016	
24.89	KS017	



20170208 ENG R6521 chage short PAD



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Key Board/Touch Pad
-------	----------------------------

Size	Document Number	Rev
Custom	Carlsberg KL	-1M
Date:	Wednesday, November 01, 2017	Sheet 65 of 106

Rev
-1M

24,89	STDBY_LED
24,89	POWER_LED
24,89	CHARGE_LED
24,89	DC_BATFULL

```

27,66,89      SELEEVE >>>_____
27,66,89      AUD_HP1_JACK_L2 <<<_____
27,66,89      AUD_HP1_JACK_R2 <<<_____
27,66,89      RING2 >>>_____
27,66,89      AUD_HP1_ID# >>>_____

```

```

27,66,89      SELEEVE >>> _____
27,66,89      AUD_HP1_JACK_L2 <<< _____
27,66,89      AUD_HP1_JACK_R2 <<< _____
27,66,89      RING2 >>> _____
27,66,89      AUD_HP1_JD# >>> _____


```

24 LID_CLOSE# <<<_____

Pinout diagram for the ACES-CON20-29-GP-U connector. The diagram shows a 29-pin connector with pins numbered 1 to 29. The labels for the pins are as follows:

- 22: SMB1
- 20: 22
- 19: 20
- 18: 18
- 17: 17
- 16: RING2
- 15: AUD_HP1_JACK_L2
- 14: AUD_HP1_JACK_R2
- 13: AUD_HP1_J0R
- 12: SELEEVE
- 11: 11
- 10: 10
- 9: 9
- 8: 8
- 7: 7
- 6: CHARGE_LED
- 5: STORY_LED
- 4: POWER_LED
- 3: DC_BATFULL
- 2: 2
- 1: 1
- 21: 21
- 23: 3D3V_S0
- 24: 05V_S5
- 25: 05V_AUX_S5

The diagram also shows a ground symbol connected to pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, and 29.



The diagram shows the LID_CLOSE# signal path. The signal line, labeled LID_CLOSE#, passes through a 100R2F-L3-GP resistor and a 300pF capacitor to ground. It then connects to the VSS pin of an S-5712ACDL1-M3T1U-GP LED driver. The driver's VDD and OUT pins are also shown, connected to ground. A 3D3V_AUX_S5 pin is connected to the signal line through a 100R2F-L3-GP resistor.

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
IO Board Connector			
Size	Document Number	Rev	
Custom	Carlsberg_KL	-1M	
Date:	Wednesday, November 01, 2017	Sheet 66 of	106

Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Carlsberg_KL</div>	Rev <div>-1M</div>
Date: Wednesday, November 01, 2017		Sheet 67 of 106

DB1



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
Custom

Document Number

Carlsberg KL

Rev
-1M

Date: Wednesday, November 01, 2017

Sheet 68 of 106

Blanking

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD_G_Sensor			
Size	Document Number		Rev
Custom	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017	Sheet 69 of	106

Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>G SENSOR</div>	
Size Custom	Document Number <div>Carlsberg_KL</div>
Date	Rev <div>-1M</div>
Wednesday, November 01, 2017	
Sheet 70	of 106

Blanking

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date:	Wednesday, November 01, 2017	Sheet 71 of	106

Blanking


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 72 of	106


OTHER




Close TYPEC1



SSTXH1_CMC	L7302	1		2	SSTXH1_CMC
SSTXP1_CMC		4		3	SSTXP1_CMC
SSTXP2_CMC	L7303	1		2	SSTXP2_CMC
SSTXH2_CMC		4		3	SSTXH2_CMC





19V Power source type	Control Pin			PMOS Location	Status	Remark
	Net name	Status	Net name			
Normal adapter Only	DC_IN_OK	High	PD_VBUS_C_CTRL1	High	Q7401	Control by DC_IN_OK
					Q7402	Control by PD_VBUS_C_CTRL1
					PU4401	ON
					PU4402	OFF
Type-C adapter Only	DC_IN_OK	Low	PD_VBUS_C_CTRL1	Low	Q7401	ON
					Q7402	ON
					PU4401	OFF
					PU4402	OFF
Normal adapter + Type-C	DC_IN_OK	High	PD_VBUS_C_CTRL1	High	Q7401	OFF
					Q7402	OFF
					PU4401	ON
					PU4402	OFF
Battery only	DC_IN_OK	Low	PD_VBUS_C_CTRL1	High	Q7401	OFF
					Q7402	OFF
					PU4401	OFF
					PU4402	ON

Battery 放電到DCBATOUT

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
 Taipei Hsin 221, Taiwan, R.O.C.

File: **TYPEC Control**

Size: Document Number: **Carlsberg_KL** Rev: **-1M**

Date: Wednesday, November 01, 2017 Sheet: 74 of 106

Blanking

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date:	Wednesday, November 01, 2017	Sheet 75 of	106


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_PEG(Reserved)			
Size	Project Name		Rev
	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017		Sheet 76 of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title GPU_DIGITALOUT(Reserved)		
Size A4	Document Number Carlsberg_KL	Rev -1M
Date: Wednesday, November 01, 2017	Sheet 77 of	106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Project Name		Rev
	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017	Sheet 78 of	106

Blanking

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_GPIO/STRAP(Reserved)			
Size	Project Name		Rev
	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017	Sheet 79 of	106

Blanking

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU_POWER/GND(Reserved)			
Size	Project Name		Rev
	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017	Sheet 80 of	106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 81 of	106

Blanking

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>			
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title					
<div>GPU-VRAM3,4(Reserved)</div>					
Size	Document Number		Rev		
A4	Carlsberg_KL		-1M		
Date:	Wednesday, November 01, 2017		Sheet 82 of 106		

Blanking

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6(Reserved)

Size
A4

Document Number

Carlsberg_KL

Rev

-1M

Date: Wednesday, November 01, 2017

Sheet 83 of 106

Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU-VRAM7,8(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Carlsberg_KL</div>	Rev <div>-1M</div>
Date <div>Wednesday, November 01, 2017</div>		Sheet <div>84</div> of <div>106</div>

Blanking

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA_CORE(Reserved)			
Size	Document Number		Rev
A4	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017	Sheet 85 of	106

Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DIS VGA POWER(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Carlsberg_KL</div>	Rev <div>-1M</div>
Date: Wednesday, November 01, 2017		Sheet 86 of 106

Blanking




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GFX_LCD(1/2)(Reserved)			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date:	Wednesday, November 01, 2017	Sheet 87 of	106

Blanking

<Core Design>


<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div> <div>GFX_LCD(2/2)(Reserved)</div>			
<div>Size</div> <div>A4</div>	<div>Document Number</div> <div>Carlsberg_KL</div>		<div>Rev</div> <div>-1M</div>
<div>Date:</div> <div>Wednesday, November 01, 2017</div>	<div>Sheet</div> <div>88</div>	<div>of</div> <div>106</div>	



Blanking

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NFC(Reserved)			
Size A4	Document Number Carlsberg_KL		Rev -1M
Date:	Wednesday, November 01, 2017	Sheet 90 of	106



071.00650.0N03

P/N: 071.00650.0N03


<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		TPM	
Size A4	Document Number	Rev	
	Carlsberg_KL	-1M	
Date: Wednesday, November 01, 2017	Sheet 91	of 106	

15 FP_USB20_N << >> _____
15 FP_USB20_P << >> _____

89 FP_USB20_CON_N << >> _____
89 FP_USB20_CON_P << >> _____

AFTP



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size

Document Number

Rev

Custom

Carlsberg KL

-1M

Date: Wednesday, November 01, 2017

Sheet 92 of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Express_Card(Reserved)</i>			
Size A	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 93 of	106


Blanking

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
<div>Smart Card scoket(Reserved)</div>			
Size A	Document Number <div>Carlsberg_KL</div>		Rev <div>-1M</div>
Date:	Wednesday, November 01, 2017	Sheet 94 of	106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GFX eDP(Reserved)			
Size A	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 95 of	106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bottom Docking(Reserved)			
Size A	Document Number Carlsberg KL		Rev -1M
Date:	Wednesday, November 01, 2017	Sheet 96 of	106

Blanking

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Inter LAN WG1217LM(Reservrd)

<div>Size</div> <div>A4</div>	<div>Document Number</div> <div>Carlsberg_KL</div>	<div>Rev</div> <div>-1M</div>
<div>Date:</div> <div>Wednesday, November 01, 2017</div>	<div>Sheet</div> <div>97</div>	<div>of</div> <div>106</div>

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_CFG STRAP(Reserved)			
Size A	Document Number Carlsberg_KL		Rev -1M
Date: Wednesday, November 01, 2017		Sheet 98	of 106

Blanking

<Core Design>


<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
CPU_XDP(Reserved)			
Size	Document Number		Rev
A4	Carlsberg_KL		-1M
Date:	Wednesday, November 01, 2017	Sheet 99 of	106

Blanking

<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>table of content</div>		
Size <div>A4</div>	Document Number <div>Carlsberg KL</div>	Rev <div>-1M</div>
Date: Wednesday, November 01, 2017		
Sheet 100 of 106		

Figure 41-5. KBL R U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform] (Sheet 1 of 2)



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>Change History</i>
-------	------------------------------

Size
A4

Document Number

Carlsberg KL

Rev	
-----	--




-1M

Date: Wednesday, November 01, 2017


Sheet 101 of 106

106


Intel-Power Up Sequence




PCH SMBus/I2C Block Diagram




KBC SMBus/I2C Block Diagram



Thermal Block Diagram



Audio Block Diagram



CLOCK BLOCK DIAGRAM

